

MAX3232

SLLS410K – JANUARY 2000 – REVISED JANUARY 2015 MAX3232 3-V to 5.5-V Multichannel RS-232 Line Driver/Receiver

With ±15-kV ESD Protection

Features 1

- RS-232 Bus-Terminal ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-• 232-F and ITU V.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply •
- Operates up to 250 kbit/s
- Two Drivers and Two Receivers
- Low Supply Current: 300 µA Typical
- External Capacitors: 4 × 0.1 µF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Terminal-Compatible Devices (1 Mbit/s)
 - SN65C3232 (-40°C to 85°C)
 - SN75C3232 (0°C to 70°C)

2 Applications

- **Battery-Powered Systems** ٠
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

Simplified Schematic 4

3 Description

The MAX3232 device consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection terminal to terminal (serialport connection terminals, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE
	SOIC (16)	9.90 mm × 3.91 mm
	SSOP (16)	6.20 mm × 5.30 mm
MAX3232	SOIC (16)	10.30 mm × 7.50 mm
	TSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

9

9.1

9.2 9.3

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Sim	plified Schematic1
5	Rev	ision History2
6		Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics — Device 5
	7.6	Electrical Characteristics — Driver 5
	7.7	Electrical Characteristics — Receiver 5
	7.8	Switching Characteristics 6
	7.9	Typical Characteristics 6
8	Para	ameter Measurement Information7

10 Applications and Implementation...... 10 10.1 Application Information..... 10 10.2 Standard Application 10 11 Power Supply Recommendations 11 12 Layout..... 12 12.1 Layout Guidelines 12 12.2 Layout Example 12 13 Device and Documentation Support 13 13.1 Trademarks 13 13.2 Electrostatic Discharge Caution 13 13.3 Glossary 13 14 Mechanical, Packaging, and Orderable Information 13

Detailed Description 8

Functional Block Diagram 8

Revision History 5

Cr	hanges from Revision J (January 2014) to Revision K	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
Cł	nanges from Revision I (January 2004) to Revision J	Page
•	Updated document to new TI data sheet format - no specification changes.	1
•	Deleted Ordering Information table.	1

. . .

. .

EXAS STRUMENTS

www.ti.com



MAX3232 SLLS410K – JANUARY 2000 – REVISED JANUARY 2015

6 Pin Configuration and Functions

D, DB, DW, OR PW PACKAGE (TOP VIEW)							
C1+ [1	0	16	V _{CC}			
V+ [2		15	GND			
C1-]	3		14	DOUT1			
C2+ [4		13	RIN1			
C2-]	5		12	ROUT1			
V- [6		11	DIN1			
DOUT2]	7		10	DIN2			
RIN2 [8		9	ROUT2			

Pin Functions

PIN		ТҮРЕ	DESCRIPTION
NAME	NO.	TTPE	DESCRIPTION
C1+	1	—	Positive lead of C1 capacitor
V+	2	0	Positive charge pump output for storage capacitor only
C1-	3	—	Negative lead of C1 capacitor
C2+	4	_	Positive lead of C2 capacitor
C2-	5	—	Negative lead of C2 capacitor
V-	6	0	Negative charge pump output for storage capacitor only
DOUT2, DOUT1	7, 14	0	RS232 line data output (to remote RS232 system)
RIN2, RIN1	8, 13	I	RS232 line data input (from remote RS232 system)
ROUT2, ROUT1	9, 12	0	Logic data output (to UART)
DIN2, DIN1	10, 11	I	Logic data input (from UART)
GND	15	_	Ground
VCC	16	—	Supply Voltage, Connect to external 3 V to 5.5 V power supply

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾			-0.3	6	V
V+	Positive output supply voltage range ⁽²⁾			-0.3	7	V
V–	Negative output supply voltage range ⁽²⁾			-7	0.3	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V	
N/		Drivers		-0.3	6	N/
VI	Input voltage range	Receivers		-25	25	V
V		Drivers		-13.2	13.2	V
Vo	Output voltage range	Receivers		-0.3	V _{CC} + 0.3	V
TJ	Operating virtual junction temperature			150	°C	
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 RIN , DOUT, and GND pins $^{\rm (1)}$	15000	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 All other pins ⁽¹⁾	3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

(see Figure 6)⁽¹⁾

				MIN	NOM	MAX	UNIT
V	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
V _{CC}	Supply voltage	Supply voltage			5	5.5	v
V	Driver high-level input voltage DIN		$V_{CC} = 3.3 V$	2			V
V _{IH}		DIN	$V_{CC} = 5 V$	2.4			v
V _{IL}	Driver low-level input voltage	DIN				0.8	V
V	Driver input voltage	DIN		0		5.5	V
VI	Receiver input voltage	input voltage RIN		-25		25	v
-	Operating free air temperature			0		70	°C
IA	Operating free-air temperature		MAX3232I	-40		85	C

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

7.4 Thermal Information

		MAX3232					
	THERMAL METRIC ⁽¹⁾	SOIC	SSOP	SOIC	TSSOP	UNIT	
16 PINS				INS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	57	108	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



7.5 Electrical Characteristics — Device

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see Figure 6)

PARAMETER		TEST	MIN T	'YP ⁽²⁾	MAX	UNIT	
I _{CC}	Supply current	No load,	V_{CC} = 3.3 V to 5 V		0.3	1	mA

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (1)

(2)

7.6 Electrical Characteristics — Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	D_{OUT} at $R_L = 3 \text{ k}\Omega$ to GND, $D_{IN} = GND$	5	5.4		V
V _{OL}	Low-level output voltage	D_{OUT} at $R_L = 3 \text{ k}\Omega$ to GND, $D_{IN} = V_{CC}$	-5	-5.4		V
I _{IH}	High-level input current	$V_I = V_{CC}$		±0.01	±1	μA
IIL	Low-level input current	V _I at GND		±0.01	±1	μA
I _{OS} ⁽³⁾	Chart arouit autout auroat	$V_{CC} = 3.6 \text{ V} \qquad \qquad V_{O} = 0 \text{ V}$		±35	±60	mA
IOS (Short-circuit output current	$V_{CC} = 5.5 V$ $V_{O} = 0 V$		±30	±00	ША
r _O	Output resistance	V_{CC} , V+, and V- = 0 V V_{O} = ±2 V	300	10M		Ω

(1)

(2)

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (3) output should be shorted at a time.

7.7 Electrical Characteristics — Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V _{IT+}	Positive-going input threshold voltage	$V_{CC} = 3.3 V$		1.5	2.4	V
		$V_{CC} = 5 V$		1.8	2.4	v
V	Negative-going input threshold voltage	$V_{CC} = 3.3 V$	0.6	1.2		V
V _{IT-}		$V_{CC} = 5 V$	0.8	1.5		v
V _{hys}	Input hysteresis (V _{IT+} – V _{IT–})			0.3		V
r _l	Input resistance	$V_1 = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (1)

All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C. (2)

SLLS410K - JANUARY 2000 - REVISED JANUARY 2015

www.ti.com

7.8 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (see Figure 6)


	PARAMETER	TEST C	ONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum data rate	$R_L = 3 k\Omega, \qquad \qquad C_L = 1000 \text{ pF}$		150	250		kbit/s
	Maximum data fate	One D _{OUT} switching,	See Figure 3	150	250		KDIT/S
$t_{sk(p)}$ Driver Pulse skew ⁽³⁾	Driver Dules alow ⁽³⁾	$R_{\rm I} = 3 \ k\Omega$ to 7 $k\Omega$,	$C_{L} = 150 \text{ to } 2500 \text{ pF}$		200		~~
	Driver Pulse skew (7)	$R_{L} = 3 K_{12} 10 7 K_{12},$	See Figure 4		300		ns
	Slew rate, transition region	$R_{L} = 3 k\Omega$ to 7 k Ω ,	$C_{L} = 150 \text{ to } 1000 \text{ pF}$	6		30	V/µs
SR(tr)	(see Figure 3)	$V_{CC} = 5 V$	$C_{L} = 150 \text{ to } 2500 \text{ pF}$	4		30	
t _{PLH®)}	Propagation delay time, low- to high- level output	0 450-5		300			
t _{PHL®)}	Propagation delay time, high- to low- level output	C _L = 150 pF	300			ns	
t _{sk(p)}	Receiver Pulse skew ⁽¹⁾				300		

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as |t_{PLH} - t_{PHL}| of each channel of the same device. (1)

(2) (3)


7.9 Typical Characteristics

 $V_{CC} = 3.3 V$






8 Parameter Measurement Information




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.





- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.





A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 5. Receiver Propagation Delay Times

TEXAS INSTRUMENTS


www.ti.com

9 Detailed Description

9.1 Overview

The MAX3232 device consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection terminal to terminal (serial-port connection terminals, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate. Outputs are protected against shorts to ground.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors.

9.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. Both DIN inputs must be valid high or low.

9.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT. Each RIN input includes an internal standard RS232 load.



9.4 Device Functional Modes

INPUT DIN	OUTPUT DOUT
L	Н
Н	L

Table 1. Each Driver⁽¹⁾

(1) H = high level, L = low level

Table 2. Each Receiver⁽¹⁾

INPUT RIN	OUTPUT ROUT
L	Н
н	L
Open	Н

 H = high level, L = low level, Open = input disconnected or connected driver off

9.4.1 $\,$ V_{CC} powered by 3 V to 5.5 V

The device will be in normal operation.

9.4.2 V_{CC} unpowered, $V_{CC} = 0 V$

When MAX3232 is unpowered, it can be safely connected to an active remote RS232 device.

9

MAX3232

SLLS410K - JANUARY 2000 - REVISED JANUARY 2015

10 Applications and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

For proper operation, add capacitors as shown in Figure 6.

10.2 Standard Application

ROUT and DIN connect to UART or general purpose logic lines. RIN and DOUT lines connect to a RS232 connector or cable.



 $^{+}$ C3 can be connected to V_{CC} or GND.

- NOTES: A. Resistor values shown are nominal.
 - B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

VCC VS CAPACITOR VALUES									
v _{cc}	C1	C2, C3, C4							
3.3 V ± 0.3 V 5 V ± 0.5 V 3 V to 5.5 V	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF							

V		
VCC	vs CAPACITOR VA	LUES

Figure 6. Ty	ypical Operating	Circuit and	Capacitor Values
--------------	------------------	-------------	------------------



Standard Application (continued)


10.2.1 Design Requirements

- Recommended V_{CC} is 3.3 V or 5 V. 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 250 kbit/s.

10.2.2 Detailed Design Procedure

- All DIN, FORCEOFF and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.

10.2.3 Application Curves



11 Power Supply Recommendations

V_{CC} should be between 3 V and 5.5 V. Charge pump capacitors should be chosen using table in Figure 6.

MAX3232 SLLS410K – JANUARY 2000 – REVISED JANUARY 2015



12 Layout

12.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times.

12.2 Layout Example




Figure 8. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



15-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
MAX3232CD	(1) ACTIVE	SOIC	Drawing	16	40	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	0 to 70	(4/5) MAX3232C	Samples
MAX3232CDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDBE4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples
MAX3232CDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples
MAX3232CDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3232C	Samples



PACKAGE OPTION ADDENDUM

15-Nov-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
MAX3232CPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232CPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232CPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232CPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232CPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Sample
MAX3232ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Sample
MAX3232IDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDBE4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Sample
MAX3232IDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Sample
MAX3232IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Sample
MAX3232IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	MAX32321	Sample
MAX3232IDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX32321	Sample
MAX3232IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Sample



PACKAGE OPTION ADDENDUM

15-Nov-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	2010		4.0		(2)	(6)	(3)	10 / 05	(4/5)	
MAX3232IDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3232I	Samples
MAX3232IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
MAX3232IPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
MAX3232IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
MAX3232IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
MAX3232IPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
MAX3232IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3232I	Samples
SN003232CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3232C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

15-Nov-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MAX3232 :

• Enhanced Product: MAX3232-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3232CDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232CDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232CDWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232CPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3232IDBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
MAX3232IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232IDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232IDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX3232IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232IDWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX3232IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Apr-2014



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3232CDR	SOIC	D	16	2500	364.0	364.0	27.0
MAX3232CDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX3232CDRG4	SOIC	D	16	2500	333.2	345.9	28.6
MAX3232CDWR	SOIC	DW	16	2000	366.0	364.0	50.0
MAX3232CDWRG4	SOIC	DW	16	2000	367.0	367.0	38.0
MAX3232CPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
MAX3232CPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX3232CPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX3232IDBR	SSOP	DB	16	2000	367.0	367.0	38.0
MAX3232IDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX3232IDR	SOIC	D	16	2500	364.0	364.0	27.0
MAX3232IDRG4	SOIC	D	16	2500	333.2	345.9	28.6
MAX3232IDWR	SOIC	DW	16	2000	366.0	364.0	50.0
MAX3232IDWRG4	SOIC	DW	16	2000	367.0	367.0	38.0
MAX3232IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

MAX3232CDBR MAX3232CDWR MAX3232IPWR MAX3232IDR MAX3232CPWR MAX3232IDBR MAX3232IDWR MAX3232CDR MAX3232CD MAX3232CDB MAX3232CDBE4 MAX3232CDBRE4 MAX3232CDE4 MAX3232CDRE4 MAX3232CDW MAX3232CDWG4 MAX3232CDWRG4 MAX3232CPW MAX3232CPWE4 MAX3232CPWG4 MAX3232CPWRE4 MAX3232CPWRG4 MAX3232ID MAX3232IDB MAX3232IDBE4 MAX3232IDBRE4 MAX3232IDE4 MAX3232IDRE4 MAX3232IDW MAX3232IDWE4 MAX3232IDWRE4 MAX3232IPW MAX3232IPWE4 MAX3232IPWRE4 MAX3232CDBG4 MAX3232CDBRG4 MAX3232CDG4 MAX3232CDRG4 MAX3232IDBG4 MAX3232IDBRG4 MAX3232IDG4 MAX3232IDWG4 MAX3232IDWRG4 MAX3232IPWG4 MAX3232IPWRG4 MAX3232IDG4 MAX3232IDWRE4 MAX3232IDWRG4 MAX3232IPWG4 MAX3232IPWRG4 MAX3232CDWRE4 SN003232CPWR